



The bridge to possible

# Catalyst C9500X and C9600X Deep Dive

Ninad Diwakar and Sai Zeya  
C9K Technical Marketing Team  
April 1, 2022

# Digital trends shaping the future of business



## Hybrid work

Work from home | Work from anywhere | Work from office



## Industry 4.0

Wireless | Automation | Internet of Things | AI/ML



## Hybrid cloud


Private cloud | Hybrid cloud | Public cloud



and the network is the core engine of hybrid work

# Cisco Wi-Fi 6E and Catalyst 9000X


Enabling better business outcomes end-to-end with simplicity and choice



## Cisco access networking stack

# Catalyst 9000X – Expanding industry leadership

Adding the “X factor” to the industry’s leading switching family



Introducing

**Cisco Silicon One™**

# Cisco Silicon One™



## Switching Silicon

- **High Throughput**  
extremely fast hardware-based L2-L4 forwarding and services (measured in Terabits per second)
- **Optimized Scale**  
optimized for Campus LAN environments with moderate IP & MAC scale (10s-100s of thousands)
- **Low Latency**  
extremely low hardware-based system latency (measured in Nanoseconds & Microseconds)
- **Streamlined Buffering**  
shallow buffering systems to reduce latency, with very high throughput



## Routing Silicon

- **Flexible Features**  
complex, stateful L3-L7 forwarding and services (measured in Gigabits per second)
- **Massive Scale**  
optimized for WAN/SP environments with very high IP scale (100s of thousands - millions)
- **Mixed Interfaces**  
support for Ethernet, Serial, Cellular and other types and speeds in a single system
- **Deeper Buffering**  
deep buffers to accommodate different speeds, bursts and different flow patterns

Cisco Silicon One Bringing Switching and Routing convergence

# Introducing Cisco Silicon One™

One architecture, multiple devices



[www.cisco.com/c/en/us/solutions/service-provider/innovation/silicon-one.html](https://www.cisco.com/c/en/us/solutions/service-provider/innovation/silicon-one.html)




**Q202**  
3.2 Tbps



**Q201**  
6.4 Tbps



**Q100**  
10.8 Tbps



**Q200**  
12.8 Tbps

- First network silicon to break the 10 Tbps barrier
- Comprehensive routing, with switching efficiency
- Flexible P4 NPL Programmable packet processing

- Multiple functions: system-on-chip, line card or fabric
- Multiple form-factors: fixed or modular
- Multiple segments: enterprise and service provider

# Cisco Silicon One™ Q200

Industry leading Switching and Routing Silicon



12.8T BW



8.1 Bpps



8G HBM for  
deep buffers



10M IPv4  
or 5M IPv6  
route scale



Fully P4  
Programmable  
Pipeline



50G PAM4  
Serdes



First 7nm ASIC providing lowest  
watts/GE power consumption



Fully P4 programmable enabling  
feature velocity



Multi slice architecture for  
flexibility and scale

Routing Capabilities with Switching Power and Performance



# Catalyst 9000 Series – Common Building Blocks



Programmable x86  
Multi-Core CPU

Application Hosting  
Secure Containers



Open IOS XE<sup>®</sup>  
Polaris

Model-Driven APIs  
Modular Patching



Cisco Silicon One<sup>™</sup>  
Q200 ASIC

Programmable Pipeline  
Flexible Tables

Same binary image for both UADP and Silicon One C9K platforms\*

# Extending Cisco Catalyst 9500 & 9600 Series

Powered by Cisco Silicon One™ Q200 ASIC



**C9500 & C9600-SUP1**  
(w/ UADP 3.0)

## Optimized for Features

### ✓ Speed

- 1/10 & 25G SFP
- 40 & 100G QSFP

### ✓ Scale

- Upto 128K MACs
- Upto 256K Routes
- 108MB Buffers (3x 36MB)

### ✓ Services

- L2/L3 Routing, MPLS
- LAN MACsec, Netflow, NAT
- Custom ASIC Templates
- Campus Fabric (SDA & EVPN)

# Extending Cisco Catalyst 9500 & 9600 Series

Powered by Cisco Silicon One™ Q200 ASIC



**C9500 & C9600-SUP1**  
(w/ UADP 3.0)

## Optimized for Features

- ✓ **Speed**
  - 1/10 & 25G SFP
  - 40 & 100G QSFP
- ✓ **Scale**
  - Upto **128K MACs**
  - Upto **256K Routes**
  - **108MB Buffers** (3x 36MB)
- ✓ **Services**
  - L2/L3 Routing, MPLS
  - LAN MACsec, Netflow, NAT
  - Custom ASIC Templates
  - Campus Fabric (SDA & EVPN)

Double Existing  
Throughput



WAN MACsec,  
1588v2 PTP



C9600X-SUP-2  
C9600-LC-40YL4CD



C9500X-28C8D



80MB Low-Latency +  
8GB High-BW Buffers



50GE, 400GE,  
Coherent DWDM

10<sup>x</sup>

Routing &  
MPLS Scale



**C9500X & C9600X-SUP2**  
(w/ S1 Q200)

## Optimized for Scale

- ✓ **Speed**
  - 10/25G & 50G\*\* SFP
  - 40/100G & 200\*\*/400G QSFP
- ✓ **Scale**
  - Upto **256K MACs**
  - Upto **2M Routes**
  - **80MB + 8GB Buffers**
- ✓ **Services**
  - L2/L3 Routing, MPLS/TE
  - LAN & **WAN-MACSec\***, Netflow, NAT\*\*
  - Custom ASIC Templates
  - Campus Fabric (SDA & EVPN\*)

Maximum Investment Protection

400G Leadership in Campus

Unmatched Flexibility

Introducing

**Catalyst 9500X**

# Catalyst 9500 Series

Extending the Catalyst 9500 High-Performance Fixed Core

Non-XL Scale

**Catalyst 9500H**  
(UADP 3.0)



C9500-32C / C9500-32QC



C9500-48Y4C / C9500-24Y4C

Total Capacity

**3.2 Tbps**

32 x 100G or  
48 x 25G + 4 x 100G

XL Scale

**Catalyst 9500X**  
(S1 Q200)



C9500X-28C8D

Total Capacity

**6.0 Tbps**

36 x 100G or  
28 x 100G + 8 x 400G

Core  
+  
Edge

**2x**




# C9500X-28C8D

Gen2 Fixed 1RU QSFP Switch - 36x 100G / 28x 100G + 8x 400G


6.0 Tbps

Target FCS  
Q1CY22  
Software  
IOS-XE 17.7.1

- 1x **Cisco SiliconOne Q200** ASIC
  - **6.0 Tbps** System Throughput
  - **28x QSFP28** ports - 40/100GE
  - **8x QSFPDD** ports - 100/200\*/400GE
- 1x **8C 2.4GHz x86** CPU with 2x **16GB (32GB) DDR4** DRAM
- **16GB Flash**; Optional SSD (480G, 960G)
- 12x **CDR5M** PHYs
  - MACSec, WAN-MACSec, ClearTag v3.4
  - IEEE 1588 & PTPv2\*
- **Various SFP Breakout & QSA support**\*




# C9500X-28C8D Block Diagram



# C9500X-28C8D

SFP Breakout & QSA\* Support



- Breakout is supported on **Top row (odd numbered) 100GE (QSFP28) ports**
- Breakout mode: 4x 10/25G
- **Maximum ports:**  
14 x 4 = 56

- Breakout supported on **All 400GE (QSFPDD) ports**
- Breakout mode: 4x 10/25G; 8x 10/25G\*; 4x 100G\*
- **Maximum ports:**  
8 x 4 = 32

- Breakout not supported on **Bottom row (even numbered) 100GE (QSFP28) ports**
- The bottom port is disabled when the corresponding top port is configured as break-out

Maximum ports with breakout at FCS: 88 (56+32)


\* Roadmap (not committed). System can support up to 120x 10G/25G



# C9500X – Reversible Airflow




Back to Front  
Port-side Exhaust



- Color of Fan Unit handle/latch represents direction of airflow
- Different Fan PIDs for different airflow directions
  - **Royal Blue** – Back to Front
  - **Burgundy** – Front to Back
- All Fans must be the same color (direction) to work correctly

Front to Back  
Port-side Intake



Single 1500W AC/DC PSU  
with Cisco Grey latch  
for both airflow directions

# C9500X and C9500 - Physical



## Cisco C9500X (S1 Q200)



## Cisco C9500 (UADP 3)

	28C8D	24Y4C	48Y4C	32QC	32C
<b>Height</b> (1.75" RU)	1RU	1RU			
<b>CPU</b> (number)	2.7GHz 8C Intel (BDW-NS)	2.0GHz 8C Intel (BDW)			
<b>DRAM</b> (type)	32GB (DDR4)	16GB (DDR4)			
<b>ASIC</b> (number)	Q200 (1x)	UADP3 (1x)			UADP3 (2x)
<b>Capacity</b>	6.0T	1.2T	1.6T	1.6T	3.2T
<b>10G</b> max	120*^ (88 @ FCS)	24	48	16^	16^
<b>25G</b> max	120*^ (88 @ FCS)	24	48	16^	16^
<b>50G</b> max	120*^	--	--	--	--
<b>40G</b> max	28 + 32*^ (36 @ FCS)	4	4	32	32
<b>100G</b> max	28 + 32*^ (36 @ FCS)	4	4	16	32
<b>400G</b> max	8	--	--	--	--

# C9500X and C9500 – Features and Scales



## Cisco C9500X (S1 Q200)



## Cisco C9500 (UADP 3)

	Default	Maximum (Custom)	Default	Maximum (Custom)
<b>MAC</b> Addresses	128K	256K	80K	128K
<b>IP Host</b> Routes	128K	256K	80K	128K
<b>Multicast</b> L2 groups	16K	64K*	16K	48K
<b>Multicast</b> L3 routes	32K	64K*	32K	48K
<b>IP LPM</b> Routes	2M	2M	212K	256K
<b>MPLS</b> Labels	256K	512K	32K	64K
<b>SGT/OG</b> Labels	32K	64K	32K	64K
<b>NAT*</b> Sessions	16K*	128K*	3K	16K
<b>Sec ACL</b> Entries	8K	10K*	12K	27K
<b>QoS ACL</b> Entries	8K	10K*	8K	21K
<b>PBR* ACL</b> Entries	8K*	10K*	3K	16K

Introducing

**Catalyst 9600X**

# Catalyst 9600 Series

## Extending Modular Core with a Performance-Optimized Supervisor 2



**Supervisor 1**

Total Capacity  
**4.8 Tbps**  
Slot B/W  
**1.2 Tbps**



**Supervisor 2**

Total Capacity  
**12.8 Tbps**  
Slot B/W  
**3.2 Tbps**

**Gen1**  
1.2T/slot

**Gen2**  
3.2T/slot




**Gen1**  
1.2T/slot

**Gen2**  
3.2T/slot



**400G**



40x 1/10/25/50G + 2x 200G + 2x 400G **NEW**


# C9600X-SUP-2

Gen2 Supervisor Module with Silicon One™ Q200


12.8 Tbps

Target FCS  
Q1CY22  
Software  
IOS-XE 17.7.1

- **1x Cisco SiliconOne Q200 ASIC (12.8Tbps)**
  - 3.2Tbps per Slot
  - Optimized for 10G to 400G
- **1x x86 2.7GHz CPU with 2x 16GB (32GB) DDR4 DRAM**
- **Management**
  - 2x 10G SFP+ Mgmt ports to CPU (App Hosting)
  - 1x 10/100/1000M RJ45 Mgmt0 port
  - 1x RJ45 Console port, USB Type-B-Mini port
- **Storage**
  - 2x USB3.0 Type-A SSD ports
  - 480-960GB M.2 SATA Drive (optional)



# C9600X-SUP-2 Block Diagram



# C9600X: Introducing 1<sup>st</sup> 400G Line-Card in Campus

Shipping



Catalyst 9606R

C9600-LC-24C



C9600-LC-48YL



C9600-LC-48S



C9600-LC-48TX  
(Multigigabit)



## Combo LC

NEW

C9600-LC-40YL4CD

40x SFP56 +  
2x QSFP56 + 2x QSFPDD



3.2 Tbps with SUP2

1.2 Tbps with SUP1

Provides for **Uplink requirement** without using additional slot



Dual personality Line-Card



Flexible speed support



Lower total BoM cost, save on additional LC





# C9600-LC-40YL4CD

Gen2 Combo Line-Card – 40xSFP56 + 2xQSFP56 + 2xQSFPDD

3.2 Tbps

Target FCS  
Q1CY22  
Software  
IOS-XE 17.7.1

- **3.2 Tbps** With Gen2 Sup
  - 40x SFP56 ports - 10/25/50\*GE
  - 2x QSFP56 ports - 40/100/200\*GE
  - 2x QSFPDD ports - 40/100/200\*/400GE
- **1.2 Tbps** With Gen1 Sup
  - 40x SFP28 ports - 1/10/25GE
  - 2x QSFP28 ports - 40/100GE
- 8x **CDR5M** PHYs
  - MACSec, WAN-MACSec, ClearTag v3.4
  - IEEE 1588 & PTPv2\*
  - Hitless MUX (HMUX)
- Various Breakout & QSA support (QSFP ports)\*




# C9600-LC-40YL4CD Ports and Speeds Support

with Sup2: 3.2Tbps

40x 10/25/50\*GE + 2x 40/100/200\*GE + 2x 40/100/200\*/400GE


IOS-XE 17.7.1



with Sup1: 1.2Tbps

40x 1/10/25GE + 2x 40/100GE

IOS-XE 17.8.1




\* Roadmap (not committed).

# Gen1 Line-Cards Support with SUP2


## Centralized Architecture

- **Gen1 Line-Cards supported\***
- Only PHYs on the Line-Cards
- All forwarding on the Supervisor (ASIC)




## Additional Bandwidth 😊

- C9606 backplane traces support up to 56G PAM4
- Gen1 Line Cards now support up to 2.4T per Slot
  - 24 x 100G QSFP on LC-24C
  - 48 x 50G\*\* SFP on LC-48YL



## No MACsec support 😞

- Q200 does not have onboard Crypto engine
  - Gen2 LCs use newer CDR5M PHY for MACsec
- UADP has onboard MACsec engine
  - Gen1 LCs use older CDR4 PHY (not MACsec capable)



# C9600 Line Card – Supervisor Support Matrix

	SUP 1	SUP 2
C9600-LC-24C	✓ 24x 40G or 12x 100G	✓ 24x 40G & <b>100G</b> (No MACsec)
C9600-LC-48YL	✓ 48x 1/10 & 25G	✓ 48x 10/25 & <b>50G*</b> (No MACsec, No 1G)
C9600-LC-48TX	✓ 48x 1/2.5/5 & 10G (mGig)	✓ 48x 10G (No MACsec, No 1/2.5/5G)
C9600-LC-48S	✓ 48x 1G SFP	✗
C9600-LC-40YL4CD	✓ 40x 1/10 & 25G + 2x 40 & 100G	✓ 40x 10/25 & <b>50G*</b> + 2x 40/100 & <b>200G*</b> + 2x 40/100/ <b>200*</b> & <b>400G</b> MACsec & <b>WAN-MACsec</b> (No 1G)



**SUP2 does not support 1GE or below speeds**

If 1GE downlinks are required, position SUP1

# C9600X and C9600 - Physical



## Cisco C9600X (S1 Q200)



## Cisco C9600 (UADP 3)

	Sup2	Sup1
<b>CPU</b> (number)	2.7GHz 8C Intel (BDW-NS)	2.4GHz 8C Intel (BDW)
<b>DRAM</b> (type)	32 GB (DDR4)	16 GB (DDR4)
<b>ASIC</b> (number)	Q200 (1x)	UADP3 (3x)
<b>Capacity</b> (chassis)	12.8 Tbps (full-duplex)	4.8 Tbps (full-duplex)
<b>Capacity</b> (per slot)	3.2 Tbps (full-duplex)	1.2 Tbps (full-duplex)
<b>10G</b> max	256 (40x4 + 24x4 <sup>^*</sup> )	192 (48x4)
<b>25G</b> max	256 (40x4 + 24x4 <sup>^*</sup> )	192 (48x4)
<b>50G</b> max	256 (40x4 + 24x4 <sup>^*</sup> )	--
<b>40G</b> max	96 (Sup2 can support 128)	96 (24x4)
<b>100G</b> max	96 (Sup2 can support 128)	48 (12x4)
<b>400G</b> max	8 (4x2)	--

# C9600X and C9600 – Features and Scales

## Cisco C9600X (S1 Q200)

## Cisco C9600 (UADP 3)

	Default	Maximum (Custom)	Default	Maximum (Custom)
<b>MAC</b> Addresses	128K	256K	80K	128K
<b>IP Host</b> Routes	128K	256K	80K	128K
<b>Multicast</b> L2 groups	16K	64K*	16K	48K
<b>Multicast</b> L3 routes	32K	64K*	32K	48K
<b>IP LPM</b> Routes	2M	2M	212K	256K
<b>MPLS</b> Labels	256K	512K	32K	64K
<b>SGT/OG</b> Labels	32K	64K	32K	64K
<b>NAT*</b> Sessions	16K*	128K*	3K	16K
<b>Sec ACL</b> Entries	8K	10K*	12K	27K
<b>QoS ACL</b> Entries	8K	10K*	8K	21K
<b>PBR* ACL</b> Entries	8K*	10K*	3K	16K

# C9600 and C6800 Scale

Features	C9600– Sup2	C6K-Sup6T-XL	C9600– Sup1	C6K-Sup6T
Switching capacity	12.8T	6T	9.6T	6T
Forwarding rate (IPv4/IPv6)	8 Bpps 8 Bpps	780Mpps 390Mpps	3 Bpps 3 Bpps	780Mpps 390Mpps
MAC addresses	256,000*	128,000	82,000*	128,000
LPM/host routes (IPv4/IPv6)	2,000,000* 1,000,000*	1,000,000 500,000	212,000* 212,000*	256,000 128,000
Multicast routes	64,000*	128,000	32,000*	128,000
Security ACLs	Shared with QoS & PBR 10,000*	Shared with QoS 256,000	27,000*	Shared with QoS 64,000
QoS ACLs	Shared with Security & PBR 10,000*	Shared with Security 256,000	16,000*	Shared with Security 64,000
Flexible NetFlow (per ASIC)	2,000,000 (Sampled)	1,000,000/ASIC	96,000*	512,000
VLAN ID	4,000	4,000	4,000	4,000
Spanning Tree instances	4,000	4,000	4,000*	4,000

\* Depends on SDM template

# Customizable SDM Template



# Switch Database Management (SDM) template

## Default template

Maximizes system resources  
for Layer 3 unicast and  
multicast **routes**

## User-customizable template

Allows customizable  
ACL TCAM resources



Cisco® Catalyst®  
9600X and 9500X  
Series

## Custom template

Provide flexibility for  
customizing TCAM space for  
specific requirements



# Silicon One Q200 SDM template – 17.7.1


Features	Customizable	DEFAULT (core + edge)	Custom (min to max @ step)	
MAC addresses	☐	128,000	32,000 to 256,000	@ 1000 step
Host routes (ARP/NDP)	☐	128,000/64,000	32,000 to 256,000	@ 1000 step
Layer 2 multicast entries (IGMP/MLD)	FCS+	16,000/8000	0 to 64,000	@ 1000 step
Layer 3 multicast routes (IPv4/IPv6)	FCS+	32,000/16,000	0 to 64,000	@ 1000 step
ACL compression (SGT, DGT, OGID/v6)	☐	32,000/16,000	0 to 64,000	@ 1000 step
MPLS labels	☐	256,000	0 to 512,000	@ 1000 step
Reserved (PBR/NAT)	FCS+	16,000/8,000	0 to 256,000	@ 1000 step
	CEM	608,000 <small>(288,000 for LPM)</small>		
<b>Layer 3 unicast routes (IPv4/IPv6)</b>	FCS+	<b>2 million/ 1 million</b>	1 million to 2 million	@ 1 million step
Features	Customizable	DEFAULT (core + edge)	Custom (min to max @ step)	
Security ACL (IPv4/IPv6)	FCS+	8000/4000 shared*	0 to 11,000/5000	@ 1 step
Quality of service (IPv4/IPv6)	FCS+	8000/4000 shared*	0 to 11,000/5000	@ 1 step
Policy-based routing (IPv4/IPv6)	FCS+	8000/4000 shared*	0 to 11,000/5000	@ 1 step
Lawful intercept (IPv4/IPv6)	FCS+	1000 (2x 512) reserved	1000 to 5000/2500	@ 1 tap (2 ACE)
LPTS, EPC, FSPAN, NFL (IPv4/IPv6)	FCS+	1000 (2x 512) reserved	1000	@ 1 step
	TCAM	10,000 <small>(2000 for LPM)</small>		

# FIB Allocation Examples


Feature	Customer 1 (L2 focus)	Customer 2 (L3 focus)
MAC addresses	256K	32K
Host routes (ARP/NDP)	32K	256K
Layer 2 multicast entries (IGMP/MLD)	64K	16K
Layer 3 multicast routes (IPv4/IPv6)	16K	64K
ACL compression (SGT, DGT, OGID/v6)	64K	64K
MPLS labels	32K	128K
Reserved (PBR/NAT)	15K	48K
<b>Total Resources</b>	<b>608K</b>	
Layer 3 unicast routes (IPv4/IPv6)	1M/500K	2M/1M

# Application Hosting

# Enhanced app-hosting infrastructure on Catalyst 9500




# Enhanced app-hosting infrastructure on Catalyst 9600



High Availability

# High availability

## Protect business continuity



Physical redundancy	Stateful Switchover (SSO)	Non-Stop Forwarding (NSF)	In-Service Software Upgrade (ISSU)	StackWise®-Virtual*
<b>Redundant hardware</b> <ul style="list-style-type: none"> <li>• Redundant power supplies</li> <li>• Redundant fan in the fan tray</li> <li>• Redundant supervisors</li> </ul>	<b>Sub-second failover</b> <ul style="list-style-type: none"> <li>• Between supervisors within chassis (&lt;5ms)</li> <li>• Between chassis with StackWise-Virtual*</li> </ul>	<b>Resilient L3 topologies</b> <ul style="list-style-type: none"> <li>• NSF s support for OSPF, EIGRP, ISIS, BGP</li> </ul>	<b>Minimize upgrade downtime</b> <ul style="list-style-type: none"> <li>• SMU</li> <li>• ISSU*</li> <li>• GIR*</li> </ul>	<b>Infrastructure resilience</b> <ul style="list-style-type: none"> <li>• Multi-chassis EtherChannel (MEC) provides hardware-based failover</li> </ul>


\* Roadmap for Sup 2




# Security & ACL

# Security Access Control List (ACL)

## Hardware Pattern Matching



# Access Control List Terminology



What is an L4OP?

**GT**  
(greater than)

**LT**  
(less than)

**NE**  
(not equal to)

**Range**  
(from - to)


What is **NOT** an L4OP?

**EQ**  
(equal to)

VCU (Value Comparison Unit)


**Range** -> 2 VCUs | Source & Destination L4OPs -> Separate VCUs

# Traditional ACL vs Group-Based ACL



# Why OGACL/SGACL in Campus Core?

## Object-Group ACLs for IP




### Object-Groups map IP/mask to Labels in CEM

- User defines IP/masks to simple OG name
- OGID labels are stored in Exact Match table

### OGACL ACEs take minimal space in ACL TCAM

- Only the Permit/Deny ACEs in TCAM
- OGACLs with same ACEs can reuse entries


## Scalable-Groups for SDA



# WAN MACsec overview and use cases

## Enabled in hardware on Catalyst 9000 Switches

### MACsec



- Hop-by-hop encryption
- Directly connected Layer 2 links **only**
- Secure any direct link in campus/WAN, including DWDM
- 256/128-bit AES encryption



Supported on **all Catalyst® 9000** models  
All ports and speeds simultaneously

### WAN MACsec



- End-to-end encryption across Layer 2 Ethernet WAN service
- EoMPLS/VPLS, Q-in-Q
- Point-to-point or point-to-multipoint
- Applications include secure site interconnect, DCI, storage replication
- 256/128-bit AES encryption



Catalyst 9600X



Catalyst 9500X

Supported on **Silicon One™** platforms\*  
All ports/speeds (up to 400G) simultaneously



Catalyst 9400X



Catalyst 9300X

Roadmap support access **Catalyst 9300X and 9400X**  
Aggregate speed up to 100G

QoS

# Catalyst 9000 Series

## QoS & Buffering Technologies




## QoS Features

- Trust / Conditional Trust
- Classify Traffic
- Police Traffic
- Mark / Conditional Remark




## Queuing Features

- Prioritize strict traffic (SPQ)
- Schedule traffic based on weight (WRR)
- Shape the traffic rate (SRR)
- Manage congestion (WRED/WTD)
- Extra buffering for traffic bursts






## Head of line blocking




## VoQ Architecture



# Why VoQ QoS in Campus Core?

## No Head-of-Line Blocking




### Many Flows to a Single Uplink

- Common on (expensive) WAN/Edge uplinks
- Even if bandwidth available, buffers can fill up

### Large Flow to Multiple Downlinks

- Common for Multicast & Broadcast traffic
- One slow receiver can penalize other ports

## Local vs. HBM Buffers



### Low-Latency Local Shared Memory Buffers

- Voice & Video are very latency-sensitive
- Multiple levels of Strict Priority Queuing


### Deep High-Bandwidth Memory Buffers

- Guarantee delivery of session-oriented flows
- Reserve buffers to absorb occasional bursts




# S1 Q200 - Standalone SOC Architecture

## Generic Unicast Packet Walk





# S1 Q200 - ASIC mapping of QoS features



Netflow

# Silicon One vs UADP

## Capabilities

- Filtering of traffic to be sampled
- Random sampling and selection of one out of N filtered packets
- Mirroring of the selected packets along with their NPU context to CP CPU.
- 1 dedicated CPU core for Netflow.

## Limitations vs UADP

- UADP builds and updates flow records in H/W cache.
- Entries moved from H/W to S/W cache for aggregation.
- Aggregated entries exports to collector.

## S1 Netflow

- Sampled Netflow.
- ASIC samples packets on configured interfaces.
- Selected packet passed to CP CPU for parsing.
- Parsed data populated in flow cache and exported in required format.



# S1 Q200 - Sampled FNF Collection

**Flexible NetFlow** data collection happens at configurable “**sampling rate**”


- **Sampling rate:**
  - 1 out of (2-16384). **Default is 1:1024**
  - Balance of Accuracy vs. CPU Load
- **Sampling mode:**
  - Deterministic – a fixed packet within sample (e.g., always 10th)
  - Random – a random packet within sample (e.g., 4, 13, 67, etc.)

Each flow **checked** during packet parsing

- Is it a new flow? If not new - within sample rate?

**S1 Q200** sends a copy of the packet to a **dedicated X86 CPU Core**

- IOSXE (CPP) software builds a FNF cache entry



FNF sampler rate 1:1024 @ ~10Tbps of 512B packets = ~2Mpps



# S1 Q200 - Sampled FNF Export

**NetFlow data export** is based on aging timers

**Dedicated X86 CPU Core** builds UDP packets for the FNF records that are aged-out


- Active timer
- Inactive timer

**Dedicated X86 CPU Core** sends the UDP packets to the configured Export IP address

- Up to 4 FNF flow exporters
- Support for NFv9 or IPFIX format
- Support for IPv4 or IPv6 exports



Same export process/method on all platforms!





# Silicon One sFlow

## Overview

- Added capability on Catalyst 9500X and 9600X in addition to Sampled Netflow.
- Like Sampled Netflow, sFlow randomly samples one packet out of N packets on target interface.
- No cache associated with sFlow.
- Packet header for sampled packet along with packet metadata encoded into a datagram and sent collectors.
- Supported with DNA Advantage License

### Netflow Advantages

- Per flow export.
- Consumes less data – packet data parsed and sent.
- More options for configuration.
- Less load on collectors.

### sFlow disadvantages


- Per packet export.
- Consumes more data – full packet headers sent.
- Limited configurable options.
- More load on collectors.



Catalyst 9500X and 9600X will be the first IOS-XE based platforms to support sFlow

# Why Sampled FNF in Campus Core?

## ID @ Access – Monitor @ Core




### Detailed (1:1) flow identification at the Access

- Better to ID flows as they enter the network
- Full accounting of every client/flow (ETA/AVC)

### Aggregate (1:1K) monitoring of flows at the Core

- Just need to monitor the overall network usage
- Adjust sample rates to balance scale & load

## Campus-wide Scale



### Low-Moderate scale at the Access

- Fewer number of connected clients/flows
- Average ~1K clients x ~32K flows per Access

### Medium-High scale at the Core

- Need to aggregate all clients/flows (# Access x 32K)
- Adjust cache aging to increase overall scale


Catalyst 9500X & 9600X

# Summary


# Catalyst 9500X & 9600X – Things to know

Next Generation Core + Edge Switching with Silicon One™ Q200

**C9600X-SUP-2 + LC-40YL4CD**



**C9500X-28C8D**




Technology	Brief Description	Diffs from UADP 3.0
Large LPM Table	<ul style="list-style-type: none"> <li>Up to 2M IPv4 or 1M IPv6 (hash efficiency is about 80%)</li> <li>Dedicated Memory for LPM</li> </ul>	<ul style="list-style-type: none"> <li>Up to 256K IPv4/IPv6 with Custom SDM template</li> <li>LPM and other features share 416K ASIC memory</li> </ul>
Large MAC Table	<ul style="list-style-type: none"> <li>Up to 256K MAC entries Custom SDM template.</li> <li>Shared with other features</li> </ul>	<ul style="list-style-type: none"> <li>Up to 128K MAC entries with Custom SDM template</li> <li>MAC shared with LPM, etc. in same 416K ASIC memory</li> </ul>
VoQ QoS + HBM	<ul style="list-style-type: none"> <li>Q200 has 80MB local (low-latency) + 8GB HBM (High Bandwidth Memory) buffer memory.</li> <li>Q200 uses a Virtual Output Queue (VoQ) architecture. All queuing and policing policies applied on Ingress.</li> </ul>	<ul style="list-style-type: none"> <li>Max 36MB unified buffer memory per ASIC</li> <li>Supports both Ingress/Egress queuing &amp; policing</li> </ul>
OGACL & SGACL	<ul style="list-style-type: none"> <li>8K IPv4, 4K IPv6 ACL TCAM entries.</li> <li>Object-Group &amp; Security-Group ACLs use CEM to map IP-to-Group label, TCAM only uses L4 ACEs. (OG/SG ACL design is optimal for layer 3 environment).</li> </ul>	<ul style="list-style-type: none"> <li>64K ACL TCAM entries per ASIC</li> <li>Object-group expand into the TCAM space</li> </ul>
LAN & WAN-MACsec*	<ul style="list-style-type: none"> <li>Q200 does not have built-in crypto engine.</li> <li>C9500X &amp; C9600X-LC uses new CDR5M PHY (400Gbps Full-Duplex). CDR5M provides line-rate (8x 400G = 3.2T) 802.1ae (LAN) MACsec and WAN-MACsec.</li> </ul>	<ul style="list-style-type: none"> <li>UADP3 has built-in MACsec crypto (speed of ASIC)</li> <li>UADP3 only supports LAN MACsec (no WAN-MACsec)</li> </ul>
Flexible NetFlow*	<ul style="list-style-type: none"> <li>Q200 does not have built-in Flow Cache memory (no hardware-based Netflow).</li> <li>C9500X &amp; C9600X uses new Software-based FNF (≤2M entries), with a dedicated CPU core (~2Mpps). FNF sampler rate 1:1000, ~10Tbps of 512-Byte packets = ~2Mpps.</li> </ul>	<ul style="list-style-type: none"> <li>UADP3 has built-in (HW) FNF, max 64K entries per ASIC</li> <li>FNF shared with LPM, etc. in same 416K ASIC memory</li> </ul>

# Catalyst 9500 & 9600 Series Core Positioning

Next Generation Core + Edge Switching with Silicon One™ Q200



## Feature Optimized C9500 & C9600-SUP-1



**C9600-SUP-1**



**C9500**

- ✓ Best-in-class Enterprise Core feature set
- ✓ Low speeds (1G – 40G) and port density
- ✓ Comprehensive MPLS, EVPN and SDA
- ✓ Ideal for Campus Core, Collapsed Core + Agg

Ideal for **C6K non-XL** deployment migration



## Performance Optimized C9500X & C9600X-SUP-2



**C9600X-SUP-2**



**C9500X**


- ✓ Unmatched forwarding scale and performance
- ✓ High speeds (10G – 400G) and port density
- ✓ Scaled MPLS and SDA, WAN-MACsec
- ✓ Ideal for Campus Core + Edge, or Centralized WLC

Ideal for **C6K XL** deployment migration

# C9600/X C9500/X - Place In Network (PIN)


BGP IGP STP

## 1 Layer 3 Core




- Base L3 Routing
- High-BW, Port Density
- Simple ACL
- Simple QoS

## 2 Layer 3 Core + Edge




- L3 Core + Edge Services
- DCI, WAN, Internet
- Edge Security, VPN & OGACL
- Complex H-QoS

## 3 Fabric (SDA & EVPN)



- L3 Core + VXLAN Fabric\*
- Border, Edge, CP/RR
- L2 & L3 VNI & SGACL
- App-based QoS

## 4 Collapsed Core



- L3 Core + Distribution
- L2 Services to Access
- First Hop Security
- Access QoS & AVC



Silicon One™  
Q200  
©Cisco 2020

### Edge + Core



Catalyst 9600X with SUP-2



Catalyst 9500X models



Catalyst 9600 SUP-1




Catalyst 9500 models

### Core + Distribution



# Campus + Edge Design



## Edge

Catalyst® C9600X and 9500X for campus Edge.

**High-Scale Routing:**  
Support for full IPv4 and IPv6 Internet + LAN + VRF routing

**Port speeds:**  
Support port speed up to 400G

**Flexible Transport Options :**  
Support for MPLS-VPN, SD-Access and BGP-EVPN\* with 4K VRFs

**Low-Latency:**  
Support for local optimized low-latency shared memory

**Deep buffer:**  
Support large buffers for micro-burst & congestion

\* Roadmap for C9600X/C9500X

Closing



# Catalyst 9000 Switching – New and Upcoming Features

Reference

IOS XE 17.7.1  
Available on CCO

SECURE

## Enhanced Security Controls

- ❖ Single policy approach for Dynamic PVLAN
- ❖ IPSEC PBR Support
- ❖ AAA cache for dot1x for Catalyst 9000

## Platform/ Infra

- ❖ GIR on 9500H/9600
- ❖ xFSU Support for 9300X
- ❖ Increased virtual port scale (upto 30K) on 9400
- ❖ AES67 timing profile
- ❖ PTPv2/ gPTP on 9600 w/o SSO
- ❖ Interface template cli Loop Detection Guard

## Flexible Network Segmentation

- ❖ Data MDT Support for L3 TRM- IPv4
- ❖ EVPN to Global IP Route Leaking
- ❖ Interface template based secure onboarding of devices from extended node

AUTOMATE

## Programmability

- ❖ gNOI reset
- ❖ Leaf level filtering for telemetry

IOS XE 17.8.1  
Mar '22

SECURE

## Enhanced Security Controls

- ❖ Transparently pass MKA BPDUs on non-MACSEC interfaces
- ❖ VRF Aware Centralized Web Authentication (CWA)\*

## Platform/ Infra

- ❖ G8275.x Timing profile
- ❖ Catalyst 9300/9400: Dynamic Power consumption reporting

## Flexible Network Segmentation

- ❖ EVPN-VxLAN over IPSEC
- ❖ IPSEC - Multicast over SVTI
- ❖ Layer 2 IPv4/IPV6 TRM support with External RP

CONNECT

## Programmability

- ❖ ZTP config through YANG
- ❖ Native CLI to XPATH conversion

AUTOMATE

\* Limited Availability



The bridge to possible